# Transport properties of InAs nanowire field effect transistors: The effects of surface states

Shadi A. Dayeh, Cesare Soci, Paul K. L. Yu, Edward T. Yu, and Deli Wangb) Department of Electrical and Computer Engineering, University of California, San Diego, 9500 Gilman Drive, Mail Code 0407, La Jolla, California 92093-0407

(Received 14 February 2007; accepted 12 May 2007; published 31 July 2007)

It is shown that interface trap states have pronounced effects on carrier transport and parameter extraction from top-gated InAs nanowire field effect transistors (NWFETs). Due to slow surface state charging and discharging, the NWFET characteristics are time dependent with time constants as long as ~45 s. This is also manifested in a time-dependent extrinsic transconductance that severely affects carrier mobility and carrier density determination from conventional three-terminal current-voltage characteristics. Slow gate voltage sweep rates result in charge balance between carrier capture and emission from interface states and lead to reduced hysteresis in the transfer curves. The gate transconductance is thus increased and intrinsic NW transport parameters can be isolated. In the InAs NWFETs, a carrier mobility value of  $\sim 16\,000\,\mathrm{cm^2/V}$  s was obtained from the transfer curves at slow sweep rates, which is significantly higher than  $\sim 1000 \text{ cm}^2/\text{V}$  s obtained at fast sweep rates. A circuit model that takes into account the reduction in the extrinsic transconductance is used to estimate an interface state capacitance to be  $\sim 2 \mu \text{F/cm}^{-2}$ , a significant value that can lead to underestimation of carrier mobility. © 2007 American Vacuum Society. [DOI: 10.1116/1.2748410]

#### I. INTRODUCTION

Due to their unique electronic and optical properties, semiconductor nanowires have been the subject of extensive research as potential building blocks for a variety of electronic, photonic, and biomedical applications. Because of the high surface area to volume ratio in nanoscale devices, surface effects become important, and even dominant, in their influence on electronic transport<sup>4</sup> and optical behavior.<sup>5</sup> While these effects can be desirable in some applications such as highly sensitive photodetectors<sup>6</sup> or chemical and biological sensors, they may be detrimental to carrier transport properties in nanowire field effect transistors (NWFETs).8

In order to obtain accurate and representative measures of transport properties in NWFETs, the capacitive effects of interface states must be considered. While traditional capacitance-voltage (C-V) measurements can offer detailed information concerning the presence, nature, and density of interface trap states,9 these techniques are not readily applicable to NWFETs due to their small gate capacitance. Herein, we report studies on the influence of interface states on the transport properties and parameter extraction from top-gated InAs NWFETs carried out by steady state and time-resolved I-V measurements.

Our efforts focus on InAs NWFETs, which are promising for high speed nanoelectronics due to their high electron mobility and ability to form low resistance Ohmic contacts<sup>4</sup>  $(\sim 1-10 \text{ k}\Omega)$  due to surface Fermi energy pinning in the conduction band. 10 Surface Fermi level pinning in InAs is caused by surface reconstruction<sup>11</sup> and by the abundance of donor-type surface states. 12 Therefore, it is expected that the

effects of surface states will be highly pronounced in this material system. Indeed, as discussed in the following, the InAs NWFETs show marked transient characteristics and sweep rate dependent transconductance. By performing a systematic characterization of the transport properties of InAs NWFETs as well as an equivalent circuit analysis, we are able to model and quantify their transport properties and extract transport parameters reflective of the inherent properties of the nanowires.

#### II. EXPERIMENT

InAs NWs were grown by metal-organic chemical vapor deposition. 40 nm Au colloids were dispersed on thermally grown SiO<sub>2</sub> on Si(001) and the growth was performed at a substrate temperature of 350 °C under 100 Torr chamber pressure using trimethylindium and arsine in H<sub>2</sub> carrier gas at an input V/III ratio of 50 for 13-30 min. The resulting NWs are n type and have diameters of 60-120 nm and lengths of  $\sim 10 \ \mu m$ . The nanowires were then suspended in ethanol solution and transferred onto a prepatterned grid on a 600 nm  $SiO_2/n^+$ -Si(001) substrates for device fabrication and characterization.

Source-drain contact leads with a variable separation of  $\sim 0.5-4 \ \mu \text{m}$  were patterned by e-beam lithography and e-beam evaporation of Ti/Al (15/90 nm) followed by liftoff. A 73 nm  $ZrO_2/Y_2O_3$  gate dielectric ( $\varepsilon_r$ =12) layer was then rf sputtered, and e-beam lithography and bilayer lift-off were then performed to pattern the 100 nm thick Al top gate, which was also deposited by rf sputtering. Figure 1 shows a field-emission scanning electron microscope (FE-SEM) image of the final top-gate InAs NWFET device. The transfer curves were measured using an HP4155 parameter analyzer and the transient characteristics were measured using a com-

a)Electronic mail: etv@ece.ucsd.edu

b) Electronic mail: dwang@ece.ucsd.edu




Fig. 1. FE-SEM image of InAs NWs grown on  $SiO_2$  substrates. Top inset is the equivalent capacitance circuit where  $C_{\rm int}$  and  $R_{\rm int}$  are associated with the interface trap density. Bottom inset is equivalent dc circuit model for the underlap top-gate NWFET.

puterized data acquisition board (National Instruments PCI-6030E, 100 kS/s), a current preamplifier (Ithaco 1211), and a voltage source (Keithley 6487).

## III. RESULTS AND DISCUSSION

In order to extract transport parameters such as carrier mobility and carrier density from the top-gate InAs NWFET device shown in Fig. 1, one has to take into account parasitic circuit components characteristic of the device geometry, as shown in the bottom inset to Fig. 1.4 The dc equivalent circuit model consists of drain  $(R_{s1})$  and source  $(R_{s2})$  extension and contact resistances, and a leakage resistance  $R_{leak}$  which accounts for the unmodulated portion of the NWFET device. The equivalent capacitance model shown in the top inset of Fig. 1 includes the oxide capacitance  $C_{ox}$ , an accumulation capacitance per unit area  $C_{\rm acc}(\Psi_s)$ , an interface state capacitance per unit area  $C_{\text{int}}(\Psi_s)$ , and resistance  $R_{\text{int}}$  which in combination account for interface trap states with characteristic time constant  $\tau_{\text{int}} = AR_{\text{int}}C_{\text{int}}$ , A is the gate area. <sup>13</sup>  $\Psi_s$  is the oxide-InAs surface potential. A detailed circuit analysis taking into account these parasitic components yields an expression for the field effect mobility  $(\mu_{FE})$  as a function of the applied and measured quantities across the three physical device electrodes:4

$$\mu_{\rm FE} = \frac{L_{\rm G}^2 V_{\rm DS}^0 (1 + C_{\rm int} / C_{\rm acc}) / C_{\rm ox}}{\left[ \left[ (V_{\rm DS}^0 - V_s)^2 / g_m^0 \right] - V_s^2 R_{s2} - V_{\rm DS}^0 R_{s2} (V_{\rm DS}^0 - 2V_s) \right]},$$
(1)

where  $L_{\rm G}$  is the gate length,  $V_{\rm DS}^0$  is the applied source-drain voltage,  $g_m^0 \equiv dI_{\rm DS}^0/dV_{\rm GS}^0$  is the extrinsic transconductance, and  $V_s$  is the voltage drop across  $R_{s1}$  and  $R_{s2}$ . An increased interface state density results in an increase in the interface state capacitance and a corresponding reduction of the




Fig. 2. Time-resolved transfer characteristics of an InAs NWFET with  $L_{\rm SD}{=}3.35~\mu{\rm m}$ ,  $L_{\rm G}{=}1.02~\mu{\rm m}$ , and  $D{=}72~{\rm nm}$ , showing long characteristic time constants up to 45 s (open circles) and stretched exponential fits to these curves (solid lines).

equivalent gate capacitance,  $C_G = C_{ox}/(1 + C_{int}/C_{acc})$ . As a result, extraction of the field effect mobility without considering the interface state capacitance results in underestimated mobility values, as evident from Eq. (1).

The interface state capacitance can be expressed as <sup>13</sup>

$$C_{\text{int}} = \frac{dQ_{\text{int}}}{d\Psi_{\text{s}}} = q \frac{dn_{\text{int}}}{dE_{\text{s}}} \quad (\text{F/cm}^{-2}), \tag{2}$$

where  $\Psi_s$  and  $E_s$  are the surface potential and energy at the gate oxide-semiconductor interface, respectively,  $Q_{\rm int}$  is the modulated interface charge density in the gate area A, and  $n_{\rm int}$  is the surface state density.  $\Psi_s$  is a function of both the axial and the radial potential drops across the device. Thus,  $C_{\rm int}$  is a differential capacitance which is a function of  $\Psi_s$  and is subject to change while measuring the device output and transfer curves. Substantial errors might arise in calculation of  $\mu_{\rm FE}$  from Eq. (1) if one assumes a single numerical value for  $C_{\rm int}$ . Measurements of the transfer curves where the interface charge density is modulated or reduced (by varying the gate voltage sweep rate) are therefore utilized to reveal the effects of  $C_{\rm int}$  on electrical characteristics and parameter extraction.

Figure 2 shows transient transfer curves measured at constant  $V_{\rm DS}$ =0.5 V and various  $V_{\rm GS}$  values held for 150 s each with  $V_{\rm GS}$  switched in the following sequence: 0 V, -4 V, 0 V, +4 V, 0 V, ..., -1 V, 0 V, +1 V, 0 V. The transient decays were fitted using a stretched exponential rise and decay of the form

$$I = I_{\infty} + (I_0 - I_{\infty}) \exp(-t/\tau)^{\alpha}, \tag{3}$$

where  $I_0$  and  $I_\infty$  are the initial and final values of the source-drain current when the interface states are populated (charge neutral) and empty (positively charged), respectively,  $\tau$  is the surface state trapping and detrapping time constant, and  $\alpha(0 < \alpha < 1)$  is the stretching parameter.  $^{14}$  1- $\alpha$  indicates the strength of the driving force which determines the change in




Fig. 3. 2D Silvaco Atlas simulation of the carrier concentration for a 70 nm diameter InAs NWFET ( $N_D$ =5 × 10<sup>16</sup> cm<sup>-3</sup>) with (a) fixed positive charged traps ( $q_f$ =10<sup>12</sup> cm<sup>-2</sup>) under the gate and (b) charge neutral surface under the gate.  $V_{\rm DS}$ =0.5 V and  $V_{\rm GS}$ =-2 V.

current rise or decay rates with time. This force changes with time due to surface state trapping and detrapping that affects the current rise and decay rates k, where dI/dt=-k(t)I(t),  $k(t) \propto t^{\alpha-1}$ . From the curves fitted to the data in Fig. 2 using Eq. (3),  $\alpha$  decreases from 0.64 to 0.15 as  $V_{\rm GS}$  is reduced from -1 to -4 V. At -4 V, the larger electrostatic fields at the oxide-InAs interface produce faster change of the decay rates as time progresses when compared to the smaller fields at  $V_{\rm GS}=-1$  V.

Interface trap states for InAs are known to have donortype characteristics, 15 i.e., are charge neutral when occupied by an electron and positively charged otherwise. 16 As the surface state density increases, the localized states can begin to overlap, forming a "surface band" through which conduction may occur. <sup>17</sup> Thus, turning off the channel of the NWFET can require depleting the surface band and overcoming the resulting positively charged states. When negative  $V_{\rm GS}$  is applied, positively charged surface states at the In As surface  $(Q_{\rm int})$  reduce the gate field by  $Q_{\rm int}/\varepsilon_{\rm ox}$  and the gate voltage by  $Q_{\rm int}t_{\rm ox}/\varepsilon_{\rm ox}$ , where  $t_{\rm ox}$  and  $\varepsilon_{\rm ox}$  are the oxide thickness and dielectric constant, respectively. This will reduce full depletion of the NWFET channel. To confirm the latter behavior, we have performed two-dimensional (2D) Silvaco Atlas simulations for a device structure similar to the fabricated one. Contour maps of the carrier concentration for  $V_{\rm GS}$ =-2 V and  $V_{\rm DS}$ =0.5 V are shown in Fig. 3. In the presence of a fixed positive charge  $(q_f=10^{12} \text{ cm}^{-2})$  (Ref. 18) at the NW surface, an accumulation layer of electrons is formed at the surface and the depletion region extends only a small distance under the gate, as shown in Fig. 3(a). For the same device structure and same applied voltages, but without the fixed positive charge, the depletion width extends further into the channel, as shown in Fig. 3(b). From Fig. 3(a), we see that even if the surface conduction channel associated with the surface band is turned off, the presence of positive charges prevents full NW channel depletion leading to high off-state currents.




Fig. 4. (a) Transfer curves of an InAs NWFET with  $L_{\rm SD}$ =3.5  $\mu$ m,  $L_{\rm G}$ =0.78  $\mu$ m, and D=110 nm, plotted for different gate voltage sweep rates. (b) Computed  $\mu_{\rm FE}$  and  $n_{\rm channel}$  from the transfer curves in (a).

Figure 4(a) shows a set of sweep rate dependent transfer curves with negative to positive sweep direction obtained with  $V_{\rm DS}$ =0.5 V. Slow  $V_{\rm GS}$  sweep rates allow interface state charging and discharging to follow the sweep rate and minimize the interface state capacitance resulting in higher transconductance. The extrinsic transconductance varies by more than one order of magnitude  $(1-12 \mu S)$  when the sweep rate is varied from 10<sup>3</sup> V/s to 1.7 mV/s. Moreover, for slower sweep rates (i.e., when  $qd\psi_s/dt \leq E_{trap}/\tau$ ),  $I_{DS}$  exhibits evident decay in the off-state biasing region. This is a consequence of a long detrapping time constant which causes the apparent "tail" in the  $I_{DS}$ - $V_{GS}$  characteristics seen in Fig. 4(a). The highest measured gate leakage current was six orders of magnitude less than that of the source-drain current and thus, gate leakage current has no effect on the observed  $I_{\rm DS}$  tails. For such devices with high turn off currents, the onset gate voltage for current modulation in the NW segment under the gate can be defined as the threshold voltage  $V_T$ . Once  $V_{GS} \ge V_T$ , the gate transconductance overcomes the current decay and  $I_{DS}$  increases with increasing  $V_{GS}$ . An increase in the transconductance implies a higher measured carrier mobility, as seen from Eq. (1). Figure 4(b) shows the




Fig. 5.  $I_{DS}$ - $V_{GS}$  for an InAs NWFET device with  $L_{SD}$ =1.85  $\mu$ m,  $L_{G}$ =585 nm, and D=63 nm. [(a)–(c)] Hysteresis plots for fast gate voltage sweep rate >10 V/s. [(d)–(f)]. Hysteresis plots with a slower gate voltage sweep rate of 6.7 mV/s.

computed apparent mobility values from the transfer curves using Eq. (1) where  $C_{\rm int}/C_{\rm acc}$  was set to zero. Mobility values of  $\sim 1000~{\rm cm^2/V}$  s extracted using this technique from these InAs NWFETs with fast  $V_{\rm GS}$  sweep rates are in good agreement with those reported for similar InAs NW devices. <sup>19,20</sup> For slow  $V_{\rm GS}$  sweep rates, much higher field effect mobility value (16 000 cm²/V s) is obtained and is suggestive of the potential of InAs NWs for high speed nanoelectronics provided that the necessary surface passivation is achieved.

Similarly, the effects of interface states on the charge carrier density in the channel are non-negligible. One can compute the channel charge from the extracted  $I_{\rm DS}$ - $V_{\rm GS}$  characteristics for the NW portion under the gate using  $n_{\text{channel}}$  $=I_{\rm DS}L_{\rm G}/q\mu_{\rm FE}V_{\rm DS}A$ , where  $\mu_{\rm FE}$  as obtained from Eq. (1) accounts for the effect of interface states. Figure 4(b) shows the extracted carrier densities for this NWFET with different  $V_{GS}$ sweep rates. Slow  $V_{GS}$  sweep rate results in greater depletion width and consequently reduction in the carrier concentration under the gate as discussed earlier and is consistent with the extracted carrier concentration values. This is opposite to what is observed in, for example, GaN/AlGaN-based Heterojunction FETs, where the negative interface state charge in the gate-drain extension region acts as a surface virtual gate and causes further depletion of the channel.<sup>21</sup> Interface state charging in the extension regions for this InAs NWFET has not been considered in this analysis due to its minimal effects when  $V_{\rm DS}$  is held constant. The potential drop differences in these extension regions would be insignificant between successive measurements. Interface state charge modulation is expected to be higher directly beneath the top gate due to the rapid decay of the gate field in the extension regions, as can be seen in Fig. 3(a).

Figures 5(a)–5(c) show the transfer curves obtained with a  $V_{\rm GS}$  sweep rate >10 V/s in both directions at  $V_{\rm DS}$ =50 mV, 250 mV, and 500 mV, respectively, revealing clear hysteresis. With a slow sweep rate of 6.7 mV/s, hysteresis in the transfer curves is diminished for all  $V_{\rm DS}$  values, as shown in Figs. 5(d)-5(f). This indicates that surface state modulation occurs mostly under the gate in these InAs NWFETs because reduction in hysteresis prevails for all  $V_{\rm DS}$  values. Also, the "off" current levels at negative  $V_{GS}$  for slower sweep rates are lower than those obtained with fast sweep rates. Hysteresis that arises from surface-related mechanisms, due to time lags between capture and emission from interface states, can be reduced by surface passivation. 22,23 However, the possibility of mobile ion drift in the oxide cannot be excluded when explaining the observed hysteresis. Ion-drift-type hysteresis is typically observed and quantified from oxide C-V measurements not readily available for NWs.<sup>24</sup> Since the gate leakage current in these devices is negligible, oxide and mobile charges were not included in our analysis. The reduction in the hysteresis plots through the measurement technique we present here indicates a charge balance between surface state trapping and detrapping and implies that our measurements with reduced sweep rates yield transport parameters for the InAs NWFET channel that reflect more accurately the inherent transport behavior in the NW.

Using an equivalent circuit model for the NWFET as shown in Fig. 1, 4,25 one can also estimate the interface state capacitance contributing to the hysteresis shown in Fig. 5, by quantifying its effects on the intrinsic transconductance. In the presence of interface state modulation, the current in the NW portion under the gate can be expressed as<sup>4</sup>

$$I_{\rm DS} = \mu_{\rm FE} [C_{\rm ox}/(1 + C_{\rm int}/C_{\rm acc})] (V_{\rm GS} - V_T) V_{\rm DS}/L_{\rm G}^2. \tag{4}$$

The intrinsic transconductance can then be calculated from Eq. (4) to be

$$g_{m1} = \mu_{\text{FE}} \frac{C_{\text{ox}}}{1 + C_{\text{int}}/C_{\text{acc}}} \frac{V_{\text{DS}}}{L_G^2}.$$
 (5)

When interface state capture and emission processes are balanced,  $I_{DS}$  can be expressed in the form

$$I_{\rm DS} = \mu_{\rm FE} C_{\rm ox} (V_{\rm GS} - V_T) V_{\rm DS} / L_{\rm G}^2, \tag{6}$$

due to the elimination of  $C_{\text{int}}$ . The expression for intrinsic transconductance in this case reverts to its more usual form

$$g_{m2} = \mu_{FE} C_{ox} \frac{V_{DS}}{L_G^2}.$$
 (7)

Note that for each measurement at a fixed sweep rate, there is a shift in the threshold voltage. However, this does not alter Eq. (7) which represents the slope of  $I_{DS}$ - $V_{GS}$  that is independent of  $V_T$  shift.

The ratio of the transconductances in Eqs. (5) and (7) can then be written as

$$g_{m2}/g_{m1} = 1 + \frac{C_{\text{int}}}{C_{\text{acc}}}.$$
 (8)

Equation (8) quantifies the contribution of  $C_{\rm int}$  to the extrinsic transconductance and relates its variation with  $V_{\rm GS}$  sweep rates as shown in Fig. 4(a) due to the variation of  $C_{\rm int}$ .

With a slow sweep rate of 6.7 mV/s, hysteresis in the transfer curves was greatly diminished due to the charge balance between trapping and detrapping of interface states. In this case, Eq. (7) provides an adequate description of the intrinsic transconductance. For faster sweep rates, the intrinsic transconductance is described by Eq. (5). The interface state capacitance can then be obtained from Eq. (8). The ratio of the intrinsic transconductance extracted from the transfer curves of Figs. 5(c) and 5(f) is  $g_{m1}/g_{m2}=35.4 \mu \text{S}/15.3 \mu \text{S}$ =2.3. From a one-dimensional Schrödinger-Poisson solution using Silvaco Atlas<sup>26</sup> for a planar structure similar to that of the InAs NWFET used in this study, an ~10 nm spatial separation of the accumulation charges from the interface was computed. Equation (8) can then be used to estimate the interface state capacitance to be  $\sim 2 \mu F/cm^{-2}$  which is a non-negligible quantity compared to  $C_{\rm acc}$  and leads to mobility under estimation if not considered, as can be seen from Eq. (1).

## IV. CONCLUSION

In summary, we have fabricated top-gated InAs NWFETs and analyzed the capacitive effects of surface states on their

transport properties. Through detailed device and circuit analysis, we presented techniques that enable modeling and prediction of surface state effects on transport properties including transient behavior, sweep rate dependent transconductance, and hysteresis in transfer curves. Our analysis suggests that measurements with slow gate voltage sweep rates yield transport properties of the NWFETs most representative of the inherent behavior of the NW. The high mobility value obtained from this analysis (16 000 cm²/V s) highlights the potential of utilizing surface-passivated InAs NWs for high speed nanoelectronic applications.

### **ACKNOWLEDGMENTS**

The authors thank the Office of Naval Research (ONR nanoelectronics), National Science Foundation (ECS-0506902), and Sharp Labs of America for financial support. One of the authors (S.A.D) is also grateful for the W.S.C. Chang's fellowship support.

<sup>1</sup>Z. Zhong, D. Wang, Y. Cui, M. W. Bockrath, and C. M. Lieber, Science 302, 1377 (2003).

<sup>2</sup>M. H. Huang et al., Science **292**, 1897 (2001).

<sup>3</sup>F. Patolsky, B. Timko, G. Yu, Y. Fang, A. B. Greytak, G. Zheng, and C. M. Lieber, Science **313**, 1100 (2006).

<sup>4</sup>S. A. Dayeh, D. P. R. Aplin, X. Zhou, P. K. L. Yu, E. T. Yu, and D. Wang, Small **3**, 326 (2007).

<sup>5</sup>I. Shalish, H. Temkin, and V. Narayanamurti, Phys. Rev. B **69**, 245401 (2004)

<sup>6</sup>C. Soci et al., Nano Lett. 7, 1003 (2007).

Y. Cui, Q. Wei, H. Park, and C. M. Lieber, Science **293**, 1289 (2001).

<sup>8</sup>S. A. Dayeh, C. Soci, P. K. L. Yu, D. Wang, and E. T. Yu, Appl. Phys. Lett. **90**, 162112 (2007).

<sup>9</sup>A. Pacelli, A. L. Lacaita, S. Villa, and L. Perron, IEEE Electron Device Lett. **19**, 148 (1998).

<sup>10</sup>C. A. Mead and W. G. Spitzer, Phys. Rev. Lett. 10, 471 (1963).

<sup>11</sup>B. Z. Nosho and W. H. Weinberg, Appl. Phys. Lett. **74**, 1704 (1999).

<sup>12</sup>M. J. Lowe, T. D. Veal, C. F. McConville, G. R. Bell, S. Tsukamoto, and N. Koguchi, Surf. Sci. **523**, 179 (2003).

<sup>13</sup>S. M. Sze, *Physics of Semiconductor Devices* (Wiley-Interscience, New York, 1981).

<sup>14</sup>J. Kakalios, R. A. Street, and W. B. Jackson, Phys. Rev. Lett. **59**, 1037 (1987).

<sup>15</sup>C. Affentauschegg and H. H. Wieder, Semicond. Sci. Technol. 16, 708 (2001).

<sup>16</sup>W. Mönch, Semiconductor Surfaces and Interfaces (Springer, Berlin, 1993).

<sup>17</sup>J. M. Ziman, *Principles of the Theory of Solids* (Cambridge University Press, Cambridge, 1972).

<sup>18</sup>E. Lind, A. I. Persson, L. Samuelson, and L.-E. Wernersson, Nano Lett. 6, 1842 (2006).

<sup>19</sup>T. Bryllart, L.-E. Wernersson, L. E. Fröberg, and L. Samuelson, IEEE Electron Device Lett. 27, 323 (2006).

<sup>20</sup>Y. J. Doh, J. A. van Dam, A. L. Roest, E. P. A. M. Bakkers, L. P. Kouwenhoven, and S. De Franceschi, Science 309, 272 (2005).

<sup>21</sup>R. Vetury, N. Q. Zhang, S. Keller, and U. K. Mishra, IEEE Trans. Electron Devices 48, 560 (2001).

<sup>22</sup>Y. Cui, Z. Zhong, D. Wang, W. Wang, and C. M. Lieber, Nano Lett. 3, 149 (2003).

<sup>23</sup>D. Wang, Y.-L. Chang, Q. Wang, J. Cao, D. B. Farmer, R. G. Gordon, and H. Dai, J. Am. Chem. Soc. **126**, 11605 (2004).

<sup>24</sup>T. Kiguchi, N. Wakiya, K. Shinozaki, and N. Mizutani, Key Eng. Mater. 248, 137 (2003).

<sup>25</sup>Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices (Cambridge University Press, Cambridge, 1998).

<sup>26</sup>http://www.silvaco.com/products/device\_simulation/atlas.html